

TLE4961-2M

High Precision Automotive Hall Effect Latch

Data Sheet

Revision 1.0, 2013-01-19

Edition 2013-01-19

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 2013 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Revision History

| Page or Item | Subjects (major changes since previous revision) |
|---------------------------------|--|
| Revision 1.0, 2013-01-19 | |
| 15 | Bhys values corrected |
| | |
| | |
| | |

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CIPURSE™, EconoPACK™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I²RF™, ISOFACE™, IsoPACK™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OptiMOS™, ORIGA™, PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, μVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-02-24

Table of Contents

| | | |
|----------|---|----|
| | Table of Contents | 4 |
| | List of Figures | 5 |
| | List of Tables | 6 |
| 1 | Product Description | 7 |
| 1.1 | Overview | 7 |
| 1.2 | Features | 7 |
| 1.3 | Target Applications | 7 |
| 2 | Functional Description | 8 |
| 2.1 | General | 8 |
| 2.2 | Pin Configuration (top view) | 8 |
| 2.3 | Pin Description | 8 |
| 2.4 | Block Diagram | 9 |
| 2.5 | Functional Block Description | 9 |
| 2.6 | Default Start-up Behavior | 11 |
| 3 | Specification | 12 |
| 3.1 | Application Circuit | 12 |
| 3.2 | Absolute Maximum Ratings | 13 |
| 3.3 | Operating Range | 14 |
| 3.4 | Electrical and Magnetic Characteristics | 14 |
| 3.5 | Electro Magnetic Compatibility | 16 |
| 4 | Package Information | 17 |
| 4.1 | Package Outline PG-SOT23-3-15 | 17 |
| 4.2 | Packing Information PG-SOT23-3-15 | 17 |
| 4.3 | Footprint PG-SC59-3-5 and PG-SOT23-3-15 | 18 |
| 4.4 | PG-SOT23-3-15 Distance between Chip and Package | 18 |
| 4.5 | Package Marking | 18 |
| 5 | Graphs of the Magnetic Parameters | 19 |
| 6 | Graphs of the Electrical Parameters | 20 |

List of Figures

| | | |
|-------------|---|----|
| Figure 1-1 | Image of TLE4964-5M in the PG-SOT23-3-15 Package | 7 |
| Figure 2-1 | Pin Configuration and Center of Sensitive Area | 8 |
| Figure 2-2 | Functional Block Diagram TLE4964-5M | 9 |
| Figure 2-3 | Timing Diagram TLE4964-5M | 10 |
| Figure 2-4 | Output Signal TLE4964-5M | 10 |
| Figure 2-5 | Illustration of the Start-up Behavior of the TLE4964-5M | 11 |
| Figure 3-1 | Application Circuit 1: With External Resistor | 12 |
| Figure 3-2 | Application Circuit 2: Without External Resistor | 12 |
| Figure 3-3 | Definition of Magnetic Field Direction PG-SOT23-3-15 | 15 |
| Figure 3-4 | EMC Test Circuit | 16 |
| Figure 4-1 | PG-SOT23-3-15 Package Outline (All Dimensions in mm) | 17 |
| Figure 4-2 | Packing of the PG-SOT23-3-15 in a Tape | 17 |
| Figure 4-3 | Footprint PG-SC59-3-5 and PG-SOT23-3-15 | 18 |
| Figure 4-4 | Distance between Chip and Package | 18 |
| Figure 4-5 | Marking of TLE4964-5M | 18 |
| Figure 5-1 | Operating Point (B_{OP}) of the TLE4964-5M over Temperature | 19 |
| Figure 5-2 | Release Point (B_{RP}) of the TLE4964-5M over Temperature | 19 |
| Figure 5-3 | Hysteresis (B_{Hys}) of the TLE4964-5M over Temperature | 19 |
| Figure 6-1 | Power On Time t_{PON} of the TLE4964-5M over Temperature | 20 |
| Figure 6-2 | Signal Delay Time of the TLE4964-5M over Temperature | 20 |
| Figure 6-3 | Supply Current of the TLE4964-5M over Temperature | 21 |
| Figure 6-4 | Supply Current of the TLE4964-5M over Supply Voltage | 21 |
| Figure 6-5 | Output Current Limit of the TLE4964-5M over Temperature | 22 |
| Figure 6-6 | Output Current Limit of the TLE4964-5M over applied Pull-up Voltage | 22 |
| Figure 6-7 | Output Fall Time of the TLE4964-5M over Temperature | 22 |
| Figure 6-8 | Output Fall Time of the TLE4964-5M over applied Pull-up Voltage | 23 |
| Figure 6-9 | Output Rise Time of the TLE4964-5M over Temperature | 23 |
| Figure 6-10 | Output Rise Time of the TLE4964-5M over applied Pull-up Voltage | 23 |
| Figure 6-11 | Output Leakage Current of the TLE4964-5M over Temperature | 24 |
| Figure 6-12 | Saturation Voltage of the TLE4964-5M over Temperature | 24 |
| Figure 6-13 | Saturation Voltage of the TLE4964-5M over Output Current | 24 |
| Figure 6-14 | Effective Noise of the TLE4964-5M Thresholds over Temperature | 25 |
| Figure 6-15 | Output Signal Jitter of the TLE4964-5M over Temperature | 25 |

List of Tables

| | | |
|-----------|------------------------------------|----|
| Table 1-1 | Ordering Information | 7 |
| Table 2-1 | Pin Description PG-SOT23-3-15 | 8 |
| Table 3-1 | Absolute Maximum Rating Parameters | 13 |
| Table 3-2 | ESD Protection (TA = 25°C) | 13 |
| Table 3-3 | Operating Conditions Parameters | 14 |
| Table 3-4 | General Electrical Characteristics | 14 |
| Table 3-5 | Magnetic Characteristics | 15 |
| Table 3-6 | Magnetic Compatibility | 16 |
| Table 3-7 | Electro Magnetic Compatibility | 16 |

1 Product Description



1.1 Overview

| Characteristic | Supply Voltage | Supply Current | Sensitivity | Interface | Temperature |
|---------------------------|----------------|----------------|---|-------------------|----------------|
| Bipolar Hall Effect Latch | 3.0~32 V | 1.6 mA | High B _{OP} :5 mT B _{RP} :-5 mT | Open Drain Output | -40°C to 170°C |




Figure 1-1 Image of TLE4961-2M in the PG-SOT23-3-15 Package

1.2 Features

- 3.0 V to 32 V operating supply voltage
- Operation from unregulated power supply
- Reverse polarity protection (-18 V)
- Overvoltage capability up to 42 V without external resistor
- Output overcurrent & overtemperature protection
- Active error compensation
- High stability of magnetic thresholds
- Low jitter (typ. 0.35 μs)
- High ESD performance
- Small SMD package PG-SOT23-3-15 (TLE4961-2M)

1.3 Target Applications

Target applications for the TLE496x Hall switch family are all applications which require a high precision Hall Switch with an operating temperature range from -40°C to 170°C. Its superior supply voltage range from 3.0 V to 32 V with overvoltage capability (e.g. load-dump) up to 42 V without external resistor makes it ideally suited for automotive and industrial applications.

The magnetic behavior as a latch and switching thresholds of typical ±5 mT make the device especially suited for the use with a pole wheel for index counting applications as e.g. power closing and window lifter.

Table 1-1 Ordering Information

| Product Name | Product Type | Ordering Code | Package |
|--------------|--------------|---------------|---------------|
| TLE4961-2M | Hall Latch | SP000997954 | PG-SOT23-3-15 |

2 Functional Description

2.1 General

The TLE4961-2M is an integrated Hall effect designed specifically for highly accurate applications with superior supply voltage capability, operating temperature range and temperature stability of the magnetic thresholds.

2.2 Pin Configuration (top view)




Figure 2-1 Pin Configuration and Center of Sensitive Area

2.3 Pin Description

Table 2-1 Pin Description PG-SOT23-3-15

| Pin No. | Symbol | Function |
|---------|--------|----------------|
| 1 | VDD | Supply voltage |
| 2 | Q | Output |
| 3 | GND | Ground |

2.4 Block Diagram




Figure 2-2 Functional Block Diagram TLE4961-2M

2.5 Functional Block Description

The chopped Hall IC switch comprises a Hall probe, bias generator, compensation circuits, oscillator and output transistor.

The bias generator provides currents for the Hall probe and the active circuits. Compensation circuits stabilize the temperature behavior and reduce influence of technology variations.

The active error compensation (chopping technique) rejects offsets in the signal path and the influence of mechanical stress to the Hall probe caused by molding and soldering processes and other thermal stress in the package. The chopped measurement principle together with the threshold generator and the comparator ensures highly accurate and temperature stable magnetic thresholds.

The output transistor has an integrated overcurrent and overtemperature protection.




Figure 2-3 Timing Diagram TLE4961-2M




Figure 2-4 Output Signal TLE4961-2M

2.6 Default Start-up Behavior

The magnetic thresholds exhibit a hysteresis $B_{HYS} = B_{OP} - B_{RP}$. In case of a power-on with a magnetic field B within hysteresis ($B_{OP} > B > B_{RP}$) the output of the sensor is set to the pull up voltage level (V_Q) per default. After the first crossing of B_{OP} or B_{RP} of the magnetic field the internal decision logic is set to the corresponding magnetic input value.

V_{DDA} is the internal supply voltage which is following the external supply voltage V_{DD} .

This means for $B > B_{OP}$ the output is switching, for $B < B_{RP}$ and $B_{OP} > B > B_{RP}$ the output stays at V_Q .




Figure 2-5 Illustration of the Start-up Behavior of the TLE4961-2M

3 Specification

3.1 Application Circuit

The following **Figure 3-1** shows the basic option of an application circuit. Only a pull-up resistor R_Q is necessary. An external series resistor for V_S is not needed. The resistor R_Q has to be in a dimension to match the applied V_S to keep I_Q limited to the operating range of maximum 25 mA.

e.g.: $V_S = 12\text{ V}$ and $R_Q = 1200\ \Omega$ gives $I_Q = 12\text{ V} / 1200\ \Omega = 10\text{ mA}$.




Figure 3-1 Basic Application Circuit #1: Only Pull-Up Resistor is necessary




Figure 3-2 Enhanced Application Circuit #2: for extended ESD robustness

With an additional capacitor C_{DD} and a transient voltage suppression (TVS) diode an extended ESD robustness of 15kV on system level is achieved (**Figure 3-2**). If an increased robustness for e.g. testpulse 1 is required a serial resistor in the supply needs to be added (see also **Chapter 3.5**).

3.2 Absolute Maximum Ratings

Table 3-1 Absolute Maximum Rating Parameters

| Parameter | Symbol | Values | | | Unit | Note / Test Condition |
|--|-------------------|--------|------|--------------------------|------|--|
| | | Min. | Typ. | Max. | | |
| Supply voltage ¹⁾ | V _{DD} | -18 | | 32 42 | V | 10h, no external resistor required |
| Output voltage | V _Q | -0.5 | | 32 | V | |
| Reverse output current | I _Q | -70 | | | mA | |
| Junction temperature ¹⁾ | T _J | -40 | | 155 165 175 195 | °C | for 2000h (not additive) for 1000h (not additive) for 168h (not additive) for 3 x 1h (additive) |
| Storage temperature | T _S | -40 | | 150 | °C | |
| Thermal resistance Junction ambient | R _{thJA} | | | 300 | K/W | for PG-SOT23-3-15 (2s2p) |
| Thermal resistance Junction lead | R _{thJL} | | | 100 | K/W | for PG-SOT23-3-15 |

1) This lifetime statement is an anticipation based on an extrapolation of Infineon's qualification test results. The actual lifetime of a component depends on its form of application and type of use etc. and may deviate from such statement. The lifetime statement shall in no event extend the agreed warranty period.

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

Calculation of the dissipated power P_{DIS} and junction temperature T_J of the chip (SOT23 example):

e.g. for: V_{DD} = 12 V, I_S = 2.5 mA, V_{QSAT} = 0.5 V, I_Q = 20 mA

Power dissipation: P_{DIS} = 12 V x 2.5 mA + 0.5 V x 20 mA = 30 mW + 10 mW = 40 mW

Temperature ΔT = R_{thJA} x P_{DIS} = 300 K/W x 40 mW = 12 K

For T_A = 150 °C: T_J = T_A + ΔT = 150 °C + 12 K = 162 °C

Table 3-2 ESD Protection¹⁾ (TA = 25°C)

| Parameter | Symbol | Values | Unit | Note / Test Condition |
|--|------------------|--------|------|------------------------|
| | | Min. | | |
| ESD voltage (HBM) ²⁾ | V _{ESD} | +/- 7 | kV | R = 1.5 kΩ, C = 100 pF |
| ESD voltage (CDM) ³⁾ | | +/- 1 | | |
| ESD voltage (system level) ⁴⁾ | | +/- 15 | | |

1) Characterization of ESD is carried out on a sample basis, not subject to production test.

2) Human Body Model (HBM) tests according to ANSI/ESDA/JEDEC JS-001.

3) Charge device model (CDM) tests according to JESD22-C101.

4) Gun test (2kΩ / 330pF or 330Ω / 150pF) according to ISO 10605-2008.

3.3 Operating Range

The following operating conditions must not be exceeded in order to ensure correct operation of the TLE4961-2M. All parameters specified in the following sections refer to these operating conditions unless otherwise mentioned.

Table 3-3 Operating Conditions Parameters

| Parameter | Symbol | Values | | | Unit | Note / Test Condition |
|---|----------|--------|------|------------------|------|-----------------------|
| | | Min. | Typ. | Max. | | |
| Supply voltage | V_{DD} | 3.0 | | 32 ¹⁾ | V | |
| Output voltage | V_Q | -0.3 | | 32 | V | |
| Junction temperature | T_j | -40 | | 170 | °C | |
| Output current | I_Q | 0 | | 25 | mA | |
| Magnetic signal input frequency ²⁾ | f_{SW} | 0 | | 10 | kHz | |

- 1) Latch-up test with factor 1.5 is not covered. Please see max ratings also.
- 2) For operation at the maximum switching frequency the magnetic input signal must be 1.4 times higher than for static fields. This is due to the -3dB corner frequency of the internal low-pass filter in the signal path.

3.4 Electrical and Magnetic Characteristics

Product characteristics involve the spread of values guaranteed within the specified voltage and ambient temperature range. Typical characteristics are the median of the production and correspond to $V_{DD} = 12\text{ V}$ and $T_A = 25^\circ\text{C}$. The below listed specification is valid in combination with the application circuit shown in [Figure 3-1](#) and [Figure 3-2](#)

Table 3-4 General Electrical Characteristics

| Parameter | Symbol | Values | | | Unit | Note / Test Condition |
|---------------------------------|--------------|--------|------|------|---------------|--|
| | | Min. | Typ. | Max. | | |
| Supply current | I_S | 1.1 | 1.6 | 2.5 | mA | |
| Reverse current | I_{SR} | | 0.05 | 1 | mA | for $V_{DD} = -18\text{ V}$ |
| Output saturation voltage | V_{QSAT} | | 0.2 | 0.5 | V | $I_Q = 20\text{ mA}$ |
| | | | 0.24 | 0.6 | V | $I_Q = 25\text{ mA}$ |
| Output leakage current | I_{QLEAK} | | | 10 | μA | |
| Output current limitation | I_{QLIMIT} | 30 | 56 | 70 | mA | internally limited & thermal shutdown |
| Output fall time ¹⁾ | t_f | 0.17 | 0.4 | 1 | μs | 1.2 k Ω / 50 pF, see Figure 2-3 |
| Output rise time ¹⁾ | t_r | 0.4 | 0.5 | 1 | μs | 1.2 k Ω / 50 pF, see Figure 2-3 |
| Output jitter ¹⁾²⁾ | t_{QJ} | | 0.35 | 1 | μs | For square wave signal with 1 kHz |
| Delay time ¹⁾³⁾ | t_d | 12 | 15 | 30 | μs | see Figure 2-3 |
| Power-on time ¹⁾⁴⁾ | t_{PON} | | 80 | 150 | μs | $V_{DD} = 3\text{ V}$, $B \leq B_{RP} - 0.5\text{ mT}$ or $B \geq B_{OP} + 0.5\text{ mT}$ |
| Chopper frequency ¹⁾ | f_{OSC} | | 350 | | kHz | |

- 1) Not subject to production test, verified by design/characterization.
- 2) Output jitter is the 1σ value of the output switching distribution.
- 3) Systematic delay between magnetic threshold reached and output switching.
- 4) Time from applying $V_{DD} = 3.0\text{ V}$ to the sensor until the output is valid.

Table 3-5 Magnetic Characteristics

| Parameter | Symbol | T (°C) | Values | | | Unit | Note / Test Condition |
|--|-------------------|--------|--------|-------|------|-------|-----------------------|
| | | | Min. | Typ. | Max. | | |
| Operating point | B _{OP} | -40 | 3.2 | 5.7 | 8.1 | mT | |
| | | 25 | 2.8 | 5 | 7.3 | | |
| | | 170 | 1.7 | 3.6 | 5.4 | | |
| Release point | B _{RP} | -40 | -8.1 | -5.7 | -3.2 | mT | |
| | | 25 | -7.3 | -5 | -2.8 | | |
| | | 170 | -5.4 | -3.6 | -1.7 | | |
| Hysteresis | B _{HYS} | -40 | 8.5 | 11.3 | 14.1 | mT | |
| | | 25 | 7.5 | 10.0 | 12.5 | | |
| | | 170 | 5.3 | 7.1 | 8.9 | | |
| Effective noise value of the magnetic switching points ¹⁾ | B _{Neff} | 25 | | 62 | | μT | |
| Temperature compensation of magnetic thresholds ²⁾ | T _C | | | -2000 | | ppm/K | |

1) The magnetic noise is normal distributed and can be assumed as nearly independent to frequency without sampling noise or digital noise effects. The typical value represents the rms-value and corresponds therefore to a 1 σ probability of normal distribution. Consequently a 3 σ value corresponds to 99.7% probability of appearance.

2) Not subject to production test, verified by design/characterization.

Field Direction Definition

Positive magnetic fields are defined with the south pole of the magnet to the branded side of package.




Figure 3-3 Definition of Magnetic Field Direction PG-SOT23-3-15

3.5 Electro Magnetic Compatibility

Characterization of Electro Magnetic Compatibility is carried out on a sample basis from one qualification lot. Not all specification parameters have been monitored during EMC exposure.




Figure 3-4 EMC Test Circuit

Ref: ISO 7637-2 (Version 2004), test circuit [Figure 3.4](#) (with external resistor, $R_S = 100 \Omega$)

Table 3-6 Magnetic Compatibility

| Parameter | Symbol | Level / Type | Status |
|----------------------------|-----------|---|--------|
| Testpulse 1 | V_{EMC} | -100 V | C |
| Testpulse 2a ¹⁾ | | 60 V/110 V | A/C |
| Testpulse 2b | | 10 V | C |
| Testpulse 3a | | -150 V | A |
| Testpulse 3b | | 100 V | A |
| Testpulse 4 ²⁾ | | -7 V / -5.5 V | A |
| Testpulse 5b ³⁾ | | $U_S = 86.5 \text{ V} / U_S^* = 28.5 \text{ V}$ | A |

1) ISO 7637-2 (2004) describes internal resistance = 2 Ω (former 10 Ω).

2) According to 7637-2 for test pulse 4 the test voltage shall be 12 V +/- 0.2 V.

3) A central load dump protection of 42 V is used. $U_S^* = 42 \text{ V}$ -13.5 V.

Ref: ISO 7637-2 (Version 2004), test circuit [Figure 3.4](#) (without external resistor, $R_S = 0\Omega$)

Table 3-7 Electro Magnetic Compatibility

| Parameter | Symbol | Level / Type | Status |
|----------------------------|-----------|---|--------|
| Testpulse 1 | V_{EMC} | -50 V | C |
| Testpulse 2a ¹⁾ | | 50 V | A |
| Testpulse 2b | | 10 V | C |
| Testpulse 3a | | -150 V | A |
| Testpulse 3b | | 100 V | A |
| Testpulse 4 ²⁾ | | -7 V / 5.5 V | A |
| Testpulse 5b ³⁾ | | $U_S = 86.5 \text{ V} / U_S^* = 28.5 \text{ V}$ | A |

1) ISO 7637-2 (2004) describes internal resistance = 2 Ω (former 10 Ω).

2) According to 7637-2 for test pulse 4 the test voltage shall be 12 V +/- 0.2 V.

3) A central load dump protection of 42 V is used. $U_S^* = 42 \text{ V}$ -13.5 V.

4 Package Information

The TLE4961-2M is available in the small halogen free SMD package PG-SOT23-3-15.

4.1 Package Outline PG-SOT23-3-15




Figure 4-1 PG-SOT23-3-15 Package Outline (All Dimensions in mm)

4.2 Packing Information PG-SOT23-3-15




Figure 4-2 Packing of the PG-SOT23-3-15 in a Tape

4.3 Footprint PG-SC59-3-5 and PG-SOT23-3-15




Figure 4-3 Footprint PG-SC59-3-5 and PG-SOT23-3-15

4.4 PG-SOT23-3-15 Distance between Chip and Package




Figure 4-4 Distance between Chip and Package

4.5 Package Marking




Figure 4-5 Marking of TLE4961-2M

5 Graphs of the Magnetic Parameters




Figure 5-1 Operating Point (B_{OP}) of the TLE4961-2M over Temperature




Figure 5-2 Release Point (B_{RP}) of the TLE4961-2M over Temperature




Figure 5-3 Hysteresis (B_{Hys}) of the TLE4961-2M over Temperature

6 Graphs of the Electrical Parameters




Figure 6-1 Power On Time t_{PON} of the TLE4961-2M over Temperature




Figure 6-2 Signal Delay Time of the TLE4961-2M over Temperature

Graphs of the Electrical Parameters




Figure 6-3 Supply Current of the TLE4961-2M over Temperature




Figure 6-4 Supply Current of the TLE4961-2M over Supply Voltage

Graphs of the Electrical Parameters




Figure 6-5 Output Current Limit of the TLE4961-2M over Temperature




Figure 6-6 Output Current Limit of the TLE4961-2M over applied Pull-up Voltage




Figure 6-7 Output Fall Time of the TLE4961-2M over Temperature

Graphs of the Electrical Parameters




Figure 6-8 Output Fall Time of the TLE4961-2M over applied Pull-up Voltage




Figure 6-9 Output Rise Time of the TLE4961-2M over Temperature




Figure 6-10 Output Rise Time of the TLE4961-2M over applied Pull-up Voltage

Graphs of the Electrical Parameters




Figure 6-11 Output Leakage Current of the TLE4961-2M over Temperature




Figure 6-12 Saturation Voltage of the TLE4961-2M over Temperature




Figure 6-13 Saturation Voltage of the TLE4961-2M over Output Current

Graphs of the Electrical Parameters




Figure 6-14 Effective Noise of the TLE4961-2M Thresholds over Temperature




Figure 6-15 Output Signal Jitter of the TLE4961-2M over Temperature

www.infineon.com

Published by Infineon Technologies AG