


**P- Channel 40-V (D-S) MOSFET**

**GENERAL DESCRIPTION**

The ME45P04-G is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits , and low in-line power loss are needed in a very small outline surface mount package.

**PIN CONFIGURATION**




**FEATURES**

- $R_{DS(ON)} \leq 18m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 25m\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter



P-Channel MOSFET

Ordering Information: ME45P04 (Pb-free)  
ME45P04-G (Green product-Halogen free )

**Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)**

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	-40	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Continuous Drain Current*	$I_D$	Tc=25°C	-30
		Tc=70°C	-23
Pulsed Drain Current	$I_{DM}$	-120	A
Maximum Power Dissipation*	$P_D$	Tc=25°C	25
		Tc=70°C	16
Operating Junction Temperature	$T_J$	-55 to 150	°C
Thermal Resistance-Junction to Case*	$R_{\theta JC}$	5	°C/W

\*The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper



## P- Channel 40-V (D-S) MOSFET

Electrical Characteristics (T<sub>c</sub> =25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250 μA	-40			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250 μA	-1.5		-3	V
I <sub>GSS</sub>	Gate Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-40V, V <sub>GS</sub> =0V			-1	μA
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance <sup>a</sup>	V <sub>GS</sub> =-10V, I <sub>D</sub> = -12A		15	18	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> = -6A		18	25	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =-1.7A, V <sub>GS</sub> =0V		-0.78	-1.2	V
<b>DYNAMIC</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =-20V, V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-12A		25		nC
Q <sub>gs</sub>	Gate-Source Charge			11		
Q <sub>gd</sub>	Gate-Drain Charge			9.5		
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> =-20V, V <sub>GS</sub> =0V, F=1MHz		2760		pF
C <sub>oss</sub>	Output Capacitance			260		
C <sub>rss</sub>	Reverse Transfer Capacitance			85		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =-15V, R <sub>L</sub> =15Ω I <sub>D</sub> =-1A, V <sub>GEN</sub> =-10V, R <sub>G</sub> =6Ω		48		ns
t <sub>r</sub>	Turn-On Rise Time			24		
t <sub>d(off)</sub>	Turn-Off Delay Time			88		
t <sub>f</sub>	Turn-Off Fall Time			34		







Notes:a. Pulse test; pulse width ≤ 300us, duty cycle ≤ 2%

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.

DCC  
正式發行





**P- Channel 40-V (D-S) MOSFET**

**Typical Characteristics (T<sub>J</sub> = 25°C Noted)**





**P- Channel 40-V (D-S) MOSFET**


**Typical Characteristics (T<sub>J</sub> =25°C Noted)**



**Normalized Thermal Transient Impedance, Junction-to-Case**



## TO-252 Package Outline



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	

DCC  
 正式發行